一种宽带注入锁定三倍频器
作者:
作者单位:

1.华南理工大学 电子与信息学院 广东省毫米波与太赫兹重点实验室,广州 510641;2.智能感知与无线传输中心 琶洲实验室,广州 510335

作者简介:

通讯作者:

中图分类号:

基金项目:

广东省重点领域研发计划(2018B010115001);国家重点研发计划(2018YFB1802000);广东省引进创新创业团队项目(2017ZT07X032)


A Wideband Injection-Locked Frequency Tripler
Author:
Affiliation:

1.Guangdong Provincial Key Laboratory of Millimeter-Wave and Terahertz, the School of Electronic and Information Engineering, South China University of Technology, Guangzhou, 510641, China;2.Intelligent Sensing and Wireless Transmission Center, Pazhou Laboratory, Guangzhou, 510330, China.

Fund Project:

Guangdong Important Fields Research Program (2018B010115001); National Key R&D Program of China (2018YFB1802000); Guangdong Innovative and Entrepreneurial Research Team Program (No. 2017ZT07X032)

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    文章提出了一种宽带注入锁定三倍频器。在传统注入方式基础上,倍频器采用了推-推差分对输入信号进行二倍频,并将产生的二次谐波通过变压器耦合至注入管的源极共模点,增强了注入管源极共模点二次谐波。由于注入电流是由注入信号与源极共模点二次谐波进行混频而产生,因此注入电流也被增强,从而增大了锁定范围。除此之外,三倍频采用了四阶谐振器,谐振阻抗的相位在过零点被平坦化,锁定范围进一步被增大。采用标准CMOS 65nm工艺设计三倍频,芯片面积为720×670 um2,1.2-V供电时的功耗为15.2 mW。0 dBm注入功率下三倍频的锁定范围为19.2-27.6 GHz,对应的基波抑制比大于25 dB,二次谐波抑制大于35 dB。注入锁定三倍频器可满足5G收发机中本振源的要求。

    Abstract:

    The article proposes a wideband injection-locked frequency tripler (ILFT). Based on the conventional injection method, the tripler used a push-push differential pair to double the frequency of the input signal and coupled the generated second harmonic to the source common mode node of the injectors through a transformer, which enhanced the second harmonic at the source common mode node of the injectors. Since the injection current is generated by mixing the injected signal with the second harmonic at the source common mode node, the injection current is also enhanced, thereby increasing the locking range. In addition, the tripler adopted a fourth-order resonator, as a result, the phase of the resonant impedance is flattened at the zero-crossing point, then the locking range is further increased. The tripler is implemented in a standard CMOS 65-nm process with a chip area of 720×670 um2, and the power consumption is 15.2 mW under a 1.2-V power supply. With 0 dBm power injection, the locking range is 19.2-27.6 GHz, the corresponding fundamental suppression ratio is greater than 25 dB, and the second harmonic counterpart is beyond 35 dB. The proposed ILFT is capable of the requirements of the oscillation source of the 5G transceiver.

    参考文献
    相似文献
    引证文献
引用本文
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2021-08-20
  • 最后修改日期:2022-03-04
  • 录用日期:2021-10-29
  • 在线发布日期: 2022-02-28
  • 出版日期: