Cavity-backed on-chip patch antenna in 0.13 μm SiGe BiCMOS technology
CSTR:
Author:
Affiliation:

School of Electronic Engineering,University of Posts and Telecommunications,Beijing,China

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    This letter presents a 340-GHz cavity-backed on-chip patch antenna design and fabrication using standard 0.13-μm SiGe BiCMOS technology. The patch placed at AM layer is fed by a stripline at LY layer through via holes from LY to AM layer. The via holes are built between the top metal layer (AM layer) and the ground plane (M1 layer) to form a cavity which improves the impedance matching bandwidth and the radiation performances of the antenna. The proposed antenna shows a simulated impedance bandwidth of 9.2 GHz from 335.6 to 344.8 GHz for S11 less than -10 dB. The simulated gain of the antenna at 340 GHz is 3.2 dBi. The total area of the antenna is 0.5×0.56 mm2.

    Reference
    Related
    Cited by
Get Citation

XIAO Jun, LI Xiu-Ping, QI Zi-Hang, ZHU Hua, FENG Wei-Wei. Cavity-backed on-chip patch antenna in 0.13 μm SiGe BiCMOS technology[J]. Journal of Infrared and Millimeter Waves,2019,38(3):310~314

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:August 02,2018
  • Revised:August 02,2018
  • Adopted:November 01,2018
  • Online: July 02,2019
  • Published:
Article QR Code